Abstract -In this paper a simple control method is presented for a single-stage single-switch isolated PFC regulator that can simultaneously achieve unity power factor and fast output voltage regulation, while keeping the voltage stress of the storage capacitor low. The converter topology comprises essentially a cascade combination of a discontinuous-mode boost converter and a continuousmode forward converter. The proposed control utilizes variation of both duty cycle and frequency. The role of varying the duty cycle is mainly to regulate the output voltage. Changing the frequency, moreover, can achieve unity power factor as well as low voltage stress. Basically the switching frequency is controlled such that it has a time periodic component superposed on top of a static value. While the time periodic component removes the harmonic contents of the input current, the static value is adjusted according to the load condition so as to maintain a sufficiently low voltage stress across the storage capacitor. The theory is first presented which shows the possibility of meeting all three requirements using a combined duty-cycle and frequency control. An experimental prototype circuit is presented to verify the controller's functions.
I. INTRODUCTION
Single-stage single-switch PFC regulators typically take the form of a cascade combination of a discontinuousmode PFC converter and a dc/dc converter, with the two converters sharing one single switch. The PFC converter relies on the discontinuous-mode (DCM) operation to provide high power factor, while the dc/dc converter can operate in either mode. Operating the dc/dc converter in DCM at constant frequency enjoys constant voltage stress of the storage capacitor irrespective of the magnitude of the output load, but is generally less efficient and limited to low-power applications [l, 21 . Moreover, harmonic distortions are still significant. On the other hand, operating the dc/dc converter in continuous mode (CCM) is more efficient and allows the use of frequency modulation to eliminate harmonic distortion of the PFC converter because the CCM dc/dc converter is insensitive to frequency variation [3] . However, in this case, the voltage stress in the storage capacitor varies with the load, and can take a rather high value under low load conditions. To control the voltage stress, Jovanovid et al. [4] proposed a frequency variation scheme which, however, made no attempt to reduce harmonic distortions. In this paper, we re-examine the single-stage single-switch isolated PFC converter, composing of a DCM boost converter and a CCM forward converter. Our purpose is to derive a combined duty-cycle and frequency control method that can achieve "near" harmonic-free input current, fast transient response, as well as low voltage stress.
OVERVIEW OF CIRCUIT AND OPERATION

A. Circuit Overview
The schematic diagram of a single-stage PFC regulator, consisting a cascade connection of a boost converter and a forward converter, is shown in Figure 1 . As in any PFC regulator, a storage element is required to buffer the difference between the instantaneous input power and the instantaneous output power. Capacitor C, serves the purpose, presenting itself as the load of the boost converter and the source of the forward converter. The two converters share the same active switch SI. The additional diode D1 in the boost converter prevents the primary current of transformer 'TI from circulating through diode Dz. In this particular single-stage PFC regulator, it is assumed that the boost converter is operating in DCM, whereas the forward converter is operating in CCM. The charging current i~, of capacitor C, is a rectified sinusoid which causes a ripple voltage to appear on the output voltage VC, of the boost converter. The amplitude of the ripple voltage would depend on the value of C, and the input current of the forward converter. With a sufficiently large C,, the ripple voltage can be kept to a small value compared to the dc component of WC, .
B. Output Voltage Regulation
In the steady state, wc, is essentially a dc voltage, denoted by Vc,, by virtue of C, being sufficiently large.
The forward converter is designed to operate in CCM, and hence is insensitive to frequency variation. The out- 
The averaged input current of the DCM boost con-
VC,
Note that overbar (-) denotes averaged values over one switching cycle. Since the duty cycle d is nearly constant within each half cycle of the ac mains, ( 5 ) indicates that the DCM boost converter is operating with unity power factor. In other words, provided the duty cycle is nearly constant, harmonic-free input current can be obtained by properly adjusting the switching frequency periodically with respect to the input-voltage-to-storage-capacitor-voltage ratio [6] . Usually, if the input voltage is varying at twice the mains frequency, so is the required switching frequency modulation. From Figure 2 , the averaged output current of the DCM boost converter is
RIsinwtI
Vcs El sinwtl which is equal to the averaged charging current of capacitor C,. The averaged discharging current of capacitor C, is equal to the averaged input current of the CCM forward converter which is di,/N in the steady state.
The voltage stress VC, across C, can be derived by equating the average values between the output current of the DCM boost converter and the input current of the CCM forward converter within a half cycle of the ac mains.
The output current i, of the CCM forward converter can be redaced bv where R L ,~~ denotes the effective load resistance which includes various losses in the converters. In fact, R L ,~~ can be estimated as ~R L where q is the efficiency of the converters with a specific output power level feeding a load resistance of RL.
If fs is adjusted according to (4) , then the steady-state equation for Vc, can be obtained as (9) From (9), the static voltage stress Vc, varies with the loading condition and switching frequency. For different loading conditions, the voltage stress can be maintained at a constant value by adjusting the value of switching frequency f, via feedback [4] .
E. Proposed Frequency Control
In order to achieve both low voltage stress and harmonicfree input current operation, the frequency used to drive the switch should have a static, load dependent, component which is varied only when load changes, and also a periodic, time dependent, component which is continuously generated to shape the input current. In short, denoting the static and periodic components by f, and f, respectively, we may write
Moreover, for a DCM boost converter, it has been shown, according to (4), that in order to yield harmonic-free input current, the periodic component should be controlled in the following form fs = Hl(t) x f s (11) 111. CONTROLLER DESIGN Referring to Figure 4 , the controller circuit is very similar to that of a PWM controller using voltage mode feedback control except that the oscillation frequency of the sawtooth oscillator is under feedback control for maintaining a more or less constant voltage stress on capacitor C, and at the same time the oscillation frequency is also modulated under feedforward control with the input voltage for unity power factor operation. Hence, the switching frequency control can be divided into two units -unity power factor control unit and voltage stress control unit. At full load, the driver operates at the lowest switching frequency which is determined by 10 feeding from the voltage stress control unit. Moreover, IO is modulated according to (4) by the unity power factor control unit which is essentially a current-mode product-quotient circuit based on translinear circuit principle. At low load, Vcs remains constant by feedback control on 10 using the transconductance amplifier in the voltage stress control B. Sawtooth Oscillator unit. The limit of the highest switching frequency, which occurs at low load, is determined by Rlimit. In practical implementation, the product-quotient, the transconductance amplifier, and the associated current mirror circuits can be fabricated as part of a PWM controller chip, and the required voltage rating of the controller is not affected by high values of Elsinwtl and Vc, since the corresponding inputs to the controller are clamped below V+. Also the accuracy of the translinear circuit depends merely on the degree of matching between the transistors used. This matching requirement can be easily satisfied with currently available integrated circuit techniques.
A. Output Voltage Regulation
Referring to dashed box H3 in Figure 4 , the output voltage regulation is achieved by generating suitable PWM waveform, i.e., duty cycle control, by comparing the sawtooth waveform with the amplified feedback error voltage.
Referring to the dashed box marked with Sawtooth Osc. in Figure 4 , the current mirror formed by Q17 and &IS provides a current I to charge up capacitor C. The value of I is usually adjusted with an external resistor by connecting the resistor between the collector of &IS and the ground. When the capacitor voltage is equal to a thresh- 
C . Translinear Circuit
Referring to dashed block H1 in Figure 4 , the circuit is a translinear circuit which consists of a product-quotient circuit and five current mirrors. All transistors used are identical and have a high current gain such that their base currents are negligible compared to their collector currents. Furthermore, if two transistors have the same VBE voltage, then their collector currents are equal in magnitude. are connected as a current mirror to provide Q2 a collector current of IO. The value of IO is controlled by the voltage stress control unit shown as dash block marked with H2 in Figure 4 .
In addition, Q7a and QS are connected as a current mirror to provide Q4 with a collector current of Vc,/R. are connected as current mjrrors to provide Q3 with a collector current of ( Vc, -E 1 sin ut I) / R. which exactly realizes (13). Finally, the required frequency control of (4) can be realized easily by mirroring Ic1 to the charging current I in the sawtooth oscillator block, as shown in Figure 4 . The maximum switching frequency fSmax,, occurs when IC, has its maximum value which can be easily set by resistor Rlimit.
D. Transconductance Amplifier
Referring to dashed block H2 in Figure 4 , the circuit is a transconductance amplifier which consists of a differential pair and a constant current source for biasing. Q15 and are connected as the differential pair and Q13 and Q14 are connected in a current mirror to act as the constant current source. The bias current for the differential pair is controlled by collector current IC,, which is given by (19) v+ IC,, -
RIO
The transconductance amplifier produces an output current 10 feeding the unity power factor control unity. The magnitude of Io depends on the difference between the base voltages of the differential' pair, the bias current is steered between the emitters of Q15 and Q16. The value of capacitor voltage Vc, is sampled through resistors RI and R2 to the base of Q15 for feedback comparison, i.e.,
The base voltage of &I6 is biased with resistors R3, R4 which is fixed so that it can be used as the reference for comparing the change in Vc,.
Under low load condition, there is an increase in capacitor voltage VC, which reflects on the base voltage of Q15 according to (20) . The change in base voltage of &15 is converted into a corresponding change of current in IO according to the transconductance of the differential pair. Eventually, the load dependent component of the switching frequency fs varies according to (14) . Then the voltage stress can be kept at a constant value accordins to (9) if the amount of change in switching frequency fs can match with the amount of change in load R L ,~~. The maximum voltage stress Vis on the storage capacitor can be estimated by When the base voltage of Q15 is higher than that of QIS by a VBE , all the bias current is steered into the collector of Q14. Therefore, Ic14 sets the maximum collector current of Q15 feeding to the unity power factor control unit. In other words, resistor RI, is used to set the maximum value of IO.
IV. EXPERIMENTAL VERIFICATION
A. Design Considerations
For maximumoutput power at full load, the regulator operates at lowest switching frequency. In order to achieve undistorted input current for unity power factor operation, the proposed power factor con_trol scheme requires a thr$e-fold frequency variation in fJ when VC. = 234 V and E = 110 x fi V. At one-tenth load, the switching frequency must be increased to maintain a constant voltage stress. Assuming a full-load efficiency and one-tenth load efficiency of 85% and 34% respectively, the proposed voltage stJess control requires a four-fold frequency variation in fs. Hence, if perfect unity power factor is also required at one-tenth load, an overall frequency variation of up to twelve-fold is needed. Therefore, in practice, it is imperative to limit the extent of the power factor control at low load condition in order t o avoid excessive frequency variation. In other words, perfect unity power factor can be easily achieved near full load, while some degradation in the attainable power factor is expected at low load. The driver employed is UC3825 which provides output voltage regulation using voltage mode feedback. The oscillation frequency of the sawtooth oscillator circuit in the driver is controlled by an external circuit which consists of the current-mode product-quotient circuit and the transconductance amplifier as shown in Figure 4 . The current-mode product-quotient circuit and the transconductance amplifier are implemented by transistors array CA3096 in the experiment. 
C. Experimental Results
The input line current waveforms at high load and low load are shown in Figures 5 and 6 . At full load, operating with lowest switching frequency, 80 kHz, the input line current is practically harmonic-free with a measured THD of 5.2% and p.f. of 0.997. Distortion appears at low load due to the limit imposed on the maximum switching frequency, 320 kHz, by Rlimit in the current-mode product-quotient circuit. THD performances with and be easily incorporated into existing PWM circuit with custom analog IC technology.
